


# VA70HW BLOCK DIAGRAM



## POWER

CPU VCORE	PAGE 80
SYSTEM, +3V, +5V	PAGE 81
+VCCP & +VCCP_VT	PAGE 82
DDR & VTT	PAGE 83
2.5V & 1.5VS & 1.1VS	PAGE 84
SMART CHARGER	PAGE 88
POWER DETECT	PAGE 90
LOAD SWITCH	PAGE 91
POWER PROTECT	PAGE 92

## VGA POWER

GPU VCORE	PAGE 80
+1.05VS_VGA	
+3VS_VGA	
+12VS_VGA	
LOAD SWITCH	PAGE 91
POWER PROTECT	PAGE 92

## Power Rails

Sleep State	RTC	VA	VSUS	VS
S0	ON	ON	ON	ON
S3	ON	ON	ON	OFF
S4	ON	ON	ON	OFF
SS/ AC	ON	ON	ON	OFF
SS/ DC	ON	ON	OFF	OFF

## PCIe Port



PCIe_P1	CARDREADER
PCIe_P2	mSATA
PCIe_P3	Mini CARD (WLAN)
PCIe_P4	LAN
PCIe_P5	
PCIe_P6	


## USB20 PORT

USB P00	External MB
USB P01	External MB
USB P02	External DB
USB P03	
USB P04	
USB P05	WiFi
USB P08	Camera
USB P09	External DB
USB P10	BT
USB P11	PCIe/mSATA
USB P12	
USB P13	

## SATA PORT

SATA P0	HDD 1
SATA P1	
SATA P2	ODD
SATA P3	
SATA P4	mSATA
SATA P5	HDD 2





**If Support PCIE Gen3, change AC Cap to 0.22uF**


**PEGATRON** Title : CPU(1)\_DMI,PEG,FDI,CLK,MISC  
 PEGATRON COMPUTER INC Engineer: Wing\_Cheng

Size B	Project Name VA70_HW	Rev 1.0
-----------	-------------------------	------------


Date: Friday, January 18, 2013 Sheet 3 of 96

R1.2 2012/11/26 reserved for 2014 processor


R1.2 2012/11/08 cost down 0ohm



R1.2 2012/11/27 design guide and check list use 1% Intel CRB 1%





Intel Comments



**PEGATRON** Title : CPU(1)\_DMI,PEG,FDI,CLK,MISC  
 PEGATRON COMPUTER INC Engineer: Wing Cheng

Size	Project Name	Rev
Custom	VA70_HW	1.0
Date: Friday, January 18, 2013	Sheet	4 of 96





- +VCCIO\_OUT 6.37,47.63
- +1.35V\_VCCDDQ 1.35V\_VCCDDQ 6
- +3VSUS 22.23,27.28,30,33,43,61,81,92
- +3V 37.43,63,85,91
- +1.05VS 25.26,27,47,63,80,82
- +VCCIOA\_OUT 3.6



R1.2 2012/10/29 option changed from /non\_FDI

R1.2 2012/12/06 remove R0436~R0439 for GDDR5

R1.2 2012/10/29 option changed from /FDI



Decoupling guide from Intel (SPEC)  
VDDQ 22uF \* 11 pcs (stuff)  
10uF \* 10 pcs (stuff)  
330uF \* 2 pcs (stuff)

Decoupling guide from Intel (EE)  
VDDQ 22uF \* 2pcs (stuff)  
10uF \* 2pcs (stuff)  
330uF \* 1pcs (stuff)

Decoupling guide from Intel (SPEC)  
+VCORE 10uF \* 11pcs (stuff)  
22uF \* 19pcs (stuff)  
470uF \* 4pcs (stuff)

Decoupling guide from Intel (EE)  
+VCORE 10uF \* 11 pcs (stuff)  
22uF \* 19 pcs (stuff)  
470uF \* 5 pcs (stuff)

Default: no support  
S3 power reduction

Placement note:  
1. R0502 close to CPU  
2. R0503 close to CPU  
3. R0505 close to V/I  
4. R0508 close to CPU  
5. R0607 close to V/I  
6. R0511 close to CPU


Unstuff R0622  
Intel MW9: renamed  
VCCIO2PCH to R5VD  
R1.1  
R1.2 2012/11/25  
follow Intel CRB  
Place as close to CPU as possible  
R1.2 2012/11/25  
follow design guide

If XDP not implemented, then Route Processor PWR\_DEBUG as a test point.  
This Test point must be clearly labeled (shark bay schematic check list 497/50)

Power team suggestion


Cap of 470uF or more place at power schematic

+1.35V_VCCDDQ	H1.35V_VCCDDQ	4
+1.35V	H1.35V	5,16,18,63,83
+VCORE	HVCORE	9,63,80
+VCCIO_OUT	HVCCIO_OUT	4,37,47,63
+VCCIO2PCH	HVCCIO2PCH	27
+VCCIOA_OUT	HVCCIOA_OUT	3,4




**PEGATRON** Title : CPU(4)\_PWR  
PEGATRON COMPUTER INC Engineer: Wing\_Cheng  
Size Project Name Custom VA70\_HW Rev 1.0  
Date: Friday, January 18, 2013 Sheet 8 of 94


<b>PEGATRON</b>		Title : CPU(4)_PWR	
PEGATRON COMPUTER INC		Engineer: Wing_Cheng	
Size	Project Name	Rev	
C	VA70_HW	1.0	
Date: Friday, January 18, 2013		Sheet	7 of 95



SOCKET\_947P  
12V012B5M001



SOCKET\_947P  
12V012B5M001



R1.2 2012/11/08  
CPU COST dwn 0ohm

**PEGATRON** Title : CPU(3)\_CFG,RSVD,GND  
PEGATRON COMPUTER INC Engineer: Wing\_Cheng

Size B	Project Name <b>VA70_HW</b>	Rev 1.0
Date: Friday, January 18, 2013		Sheet 8 of 96

**CFG strapping information:** The CFG signals have a default value of '1'



**CFG[1:0]: Reserved configuration lane.**

**CFG[2]: PCIe Static Numbering Lane Reversal- CFG[2] is for the 16x**  
 - 1: (Default) Normal Operation, Lane # definition matches socket pin map definition  
 - 0: Lane Numbers Reversed 15 -> 0, 14 -> 1, ...

**CFG[4]: eDP enable**  
 -1 = Disabled  
 -0 = Enabled

**CFG[6:5]: PCI Express Port Bifurcation Straps**  
 -00 = 1 x8, 2 x4 PCI Express\*  
 -01 = reserved  
 -10 = 2 x8 PCI Express\*  
 -11 = 1 x16 PCI Express\*

**CFG[19:7]: Reserved configuration lane.**





5

4

3

2

1

D

D

C

C


B

B

A

A

<b>PEGATRON</b>		Title : <b>NB(3)_****</b>	
PEGATRON COMPUTER INC		Engineer: <b>Wing_Cheng</b>	
Size	Project Name	Rev	
C	<b>VA70_HW</b>	1.0	
Date: <b>Friday, January 18, 2013</b>		Sheet	10 of 96







# DDR3L Vref

- +1.35V\_DDR3 +1.35V\_DDR3 16,17
- +V\_VREF\_CA\_DIMM0 +V\_VREF\_CA\_DIMM0 16
- +V\_VREF\_DQ\_DIMM0 +V\_VREF\_DQ\_DIMM0 5,16
- +V\_VREF\_CA\_DIMM1 +V\_VREF\_CA\_DIMM1 17
- +V\_VREF\_DQ\_DIMM1 +V\_VREF\_DQ\_DIMM1 5,17

M3: CPU driven VREF path is stuffed be default.  
 M1: VREF\_DQ driven by a Voltage Divider Network during Processor power-off





Intel 0203  
 M3+M1: Default Recommendation



R1. 4--2







<b>PEGATRON</b>		Title : <b>VID Controller</b>	
PEGATRON COMPUTER INC		Engineer: <b>Wing Cheng</b>	
Size C	Project Name <b>VA70 HW</b>	Date: <b>Friday, January 18, 2013</b>	Rev 1.0
Sheet <b>19</b> of <b>95</b>			



TPM Settings	JRST2001
Clear ME RTC Registers	Shunt
Keep ME RTC Registers	Open (Default)







Request by CSC for CMOS clear function

CMOS Settings	JRST2002
Clear CMOS	Shunt
Keep CMOS	Open (Default)






SATA0GP的pull up電阻，參考線路(43K ohm)和check list(10K ohm)寫的不同??先照參考線路







R1.2 2012/11/28 R1.2 2012/12/04  
cost down 0ohm change short pin size

R1.2 2012/12/17  
Add R2133



- +3VSUS\_ORG 20.21,24,25,26,27
- +3VSUS 16.17,20,21,23,25,26,27,28,30,33,37,38,39,40,41,43,47,48,49,53,55,60,63,65,66,91,92
- +1.5VS 20.21,24,26,27,41,53,55,63,84
- +VCC\_RTC 20.27
- +3VSUS 4.23,27,28,30,33,43,61,81,92
- +5VSUS 30.60,61,63,65,66,83,91
- +12VSUS 28.33,55,60,81,91
- +VCCDSW 27
- +3VA 20.27,30,63,65,81,88,93



R1.2 2012/10/29  
option changed from /FDI  
R1.2 2012/12/19  
option changed from /non\_RETINA





If SUSWARN #/SUS\_ACK # handshake is not used, these signals are tied on the board

R1.2 2012/11/06  
工廠要求增加

DSWDDVREN - On Die DSW VR Enable  
HIGH - Enabled(DEFAULT); LOW-Disabled



R1.2 2012/12/17  
U2201 @  
R2204 mount





R1.2 2012/10/29  
option changed from /non\_FDI\_@  
R1.2 2012/12/06  
remove R2335~R2337, R2339~R2341, JP2304~JP2306 for GDDR5

R1.2 2012/10/29  
option changed from /FDI  
R1.2 2012/12/19  
option changed from /non\_RETINA  
R1.3 2013/1/8  
R2332~R2334 are removed


R1.2 2012/10/29  
option changed from /FDI  
R1.2 2012/12/19  
option changed from /non\_RETINA

R1.2 2012/11/27  
follow intel design guide remove R2348 for GDDR5  
co-lay with R2332

R1.2 2012/10/29  
option changed from /non\_FDI  
R1.2 2012/12/06  
remove R2338, R2329~R2331, R2349 for GDDR5

R1.2 2012/11/27  
follow intel design guide

+3VS 16,17,20,21,22,25,26,27,28,30,33,37,38,39,40,41,43,47,48,49,53,55,60,63,65,66,91,92  
+3V 37,43,63,65,91




**CRT Disable: (For discrete graphic)**

- 1. NC: CRT\_R\_CRT\_G, CRT\_B
- 2. 1KΩ±5% pull-down to GND: CRT\_HS, CRT\_VSYNC
- 3. Connected to GND: CRT\_ITRN, DAC\_IREF
- 4. Connect to +V3.3: VCCADAC

**BBS\_BIT0, BBS\_BIT1: Boot BIOS Strap**



BBS_BIT1	BBS_BIT0	Boot BIOS Location
0	0	LPC
0	1	Reserved (NAND)
1	0	Reserved
1	1	SPI (PCH) DEFAULT

Sampled on rising edge of PWROK.




**STP\_A16OVR: A16 swap override Strap/ Top-Block swap override jumper**


Low=Enabled A16 swap override/ Top-Block swap override  
High=Default




**Strap information:**

These signals have a weak internal pull down  
DDPB\_CTRLDATA: "0" = Port is not detected; "1" = Port is detected  
DDPC\_CTRLDATA: "0" = Port is not detected; "1" = Port is detected  
DDPD\_CTRLDATA: "0" = Port is not detected; "1" = Port is detected





USB Port	External I/O
USB P00	External 2.0/3.0
USB P01	External 2.0/3.0
USB P02	External 2.0
USB P03	
USB P04	
USB P05	Wifi
USB P07	
USB P08	Camera
USB P09	External 2.0
USB P10	BT
USB P11	PCIe/mSATA
USB P12	
USB P13	



**Overcurrent Pin Default Usage**

Pin	Default Port Mapping	Pin	Default Port Mapping
OC0#	Port 0, Port 1	OC4#	Port 8, Port 9
OC1#	Port 2, Port 3	OC5#	Port 10, Port 11
OC2#	Port 4, Port 5	OC6#	Port 12, Port 13
OC3#	Port 6, Port 7	OC7#	Not Used



**Table 1-5. Mobile Lynx Point SKUs Flexible I/O Map**

SKU	High Speed I/O Ports																	
	Port 1	Port 2	Port 3	Port 4	Port 5	Port 6	Port 7	Port 8	Port 9	Port 10	Port 11	Port 12	Port 13	Port 14	Port 15	Port 16	Port 17	Port 18
QM87	USB 3.0 Port 1	USB 3.0 Port 2	USB 3.0 Port 3	USB 3.0 Port 6	USB 3.0 Port 3	USB 3.0 Port 4	PCIe* Port 1	PCIe* Port 2	PCIe* Port 3	PCIe* Port 4	PCIe* Port 5	PCIe* Port 6	PCIe* Port 7	PCIe* Port 8	SATA 6Gb/s Port 1	SATA 6Gb/s Port 2	SATA 6Gb/s Port 3	SATA 3Gb/s Port 4
HM87	USB 3.0 Port 1	USB 3.0 Port 2	USB 3.0 Port 3	USB 3.0 Port 6	USB 3.0 Port 3	USB 3.0 Port 4	PCIe* Port 1	PCIe* Port 2	PCIe* Port 3	PCIe* Port 4	PCIe* Port 5	PCIe* Port 6	PCIe* Port 7	PCIe* Port 8	SATA 6Gb/s Port 1	SATA 6Gb/s Port 2	SATA 6Gb/s Port 3	SATA 3Gb/s Port 4
HM86	USB 3.0 Port 1	USB 3.0 Port 2	NA	NA	USB 3.0 Port 3	USB 3.0 Port 4	PCIe* Port 1	PCIe* Port 2	PCIe* Port 3	PCIe* Port 4	PCIe* Port 5	PCIe* Port 6	PCIe* Port 7	PCIe* Port 8	SATA 6Gb/s Port 1	SATA 6Gb/s Port 2	SATA 3Gb/s Port 0	NA




NOTES:  
1. Ports listed with NA are not available and are disabled.

**PEGATRON** Title : **PCM(S) PCI,NVRAM,USB**  
 PEGATRON COMPUTER INC Engineer: **Wing Cheng**  
 Size | Project Name | Rev  
 Custom **VA70 HW** | 1.0  
 Date: Friday, January 18, 2019 Sheet 24 of 96

-VIO	-VIO	16,17,20,21,22,25,26,27,28,30,33,37,38,39,40,41,43,47,48,53,55,60,63,65,66,91,92
-VSRUB	-VSRUB	4,22,23,27,28,30,33,43,61,61,62
-VOCDBW	-VOCDBW	27
-VSRUB_ORG	-VSRUB_ORG	20,21,22,24,26,27



TP14 is Intel Reserved Pin: Must have a pull up resistor to VCC3\_3. Standard resistor value in the range of 4.7K to 15K ok (shark bay LPT EDS 486708)



**GPIO change:**  
GPIO\_PLUG\_EVENT/PCIE\_WAKE#\_SD#DDR\_VOLT\_SEL  
PCB\_ID#  
R1.1






USB3 Port 3 PCIe Port2 Mode (USB3P3\_PCIEP2\_MODE)  
USB3p3 each6\_gpio pin is a '0', then Root Port 2 is assigned to USB3 Port 3, else it is assigned to PCI Express.

USB3 Port 2 PCIe Port1 Mode (USB3P2\_PCIEP1\_MODE)  
USB3p2 each7\_gpio pin is a '0', then Root Port 1 is assigned to USB3 Port 2, else it is assigned to PCI Express.


Functional Signal Definitions:  
Logic: RLS Confidentiality (Intel Crypto Transport Layer Security)  
T1 = Enable  
T1 = Disable

Functional Signal Definitions:  
Logic: Reserved  
N/A: Signal has a weak internal pull-down.  
N/A: IC  
1: The internal pull-down is disabled after RLTSTRF deasserts.  
2: The signal should not be pulled high when strap is sampled.






DCPSUS1 · DCPSUS2(27) · DCPSUS3:  
 If INTVRMEN is strapped high then power to this well is supplied internally and this pin should be left as no connect.  
 If INTVRMEN is strapped low then power to this well must be supplied by an external 1.05 V suspend rail.  
 Note: External VR mode applies to Mobile Only.  
 (shark bay GaryRef schematic 481356)



DH82LFMS  
02V000000012



R1.2 2012/11/27  
 follow intel design guide  
 R1.2 2012/11/28  
 R2601 1 is removed  
 R1.2 2012/12/06  
 remove R2612, R2610 for GDDRS  
 R1.2 2012/12/19  
 option changed to N/A


R1.2 2012/12/03  
 R1.2 2012/12/04  
 change short pin size

R1.2 2012/12/17  
 R2606 is removed

R1.2 2012/12/03  
 cost down 0ohm

R1.2 2012/12/04  
 change short pin size  
 +1.5VS

R1.2 2012/12/03  
 cost down 0ohm  
 R1.2 2012/12/04  
 change short pin size




- +V1.05VM\_VCCASW ○ +V1.05VM\_VCCASW 27
- +VTT\_PCH\_VCCIO ○ +VTT\_PCH\_VCCIO 27
- +1.05VS ○ +1.05VS 4,25,27,47,63,80,82
- +1.5VS ○ +1.5VS 20,21,22,24,27,41,53,55,63,84
- +3VS ○ +3VS 16,17,20,21,22,23,25,27,28,30,33,37,38,39,40,41,43,47,48,49,53,55,60,63,65,66,91,92
- +3VSUS\_VCCPSUS ○ +3VSUS\_VCCPSUS 27



DH82LFMS  
02V000000012



PCH SPI ROM



R1.0 0106




ROM setting:  
 Configuration 1. ITE HSPI -> short J2803 pin2 & 3  
 and no stuff U2801,U2802  
 Configuration 2. One ROM solution -> short J2803 pin1&2  
 and no stuff U2802 ; stuff U2801(BIOS+ME)  
 Configuration 3. Two ROM solution -> short J2803 pin1&2 , J2802 pin2&3  
 Stuff U2801(ME), Stuff U2802(BIOS)

Follow Intel setting:  
 U2801: ME  
 U2802: BIOS

SPI Debug Connector



PCH SMBus





<b>PEGATRON</b>		Title : <b>CLK_JCS9LRS3197</b>	
PEGATRON COMPUTER INC		Engineer: <b>Wing_Cheng</b>	
Size	Project Name	Rev	
Custom	<b>VA70_HW</b>	1.0	
Date: <b>Friday, January 18, 2013</b>	Sheet	29	of 96



R1.2 2012/11/08  
cost down 0ohm

R1.2 2012/11/08  
cost down 0ohm

R1.2 2012/11/28  
change to 33ohm for Intel check list  
R1.2 2012/12/07  
R3056~R3059 are replaced by SP3014, SP3015, SP3019, SP3020  
R1.2 2012/12/17  
SP3014, SP3015, SP3019, SP3020 are replaced by 0ohm



Cloud=12.SFF  
place close to EC

non-Share ROM



need to check ROM P/N





R1.2 2012/11/08  
follow MAS0





R1.2 2012/12/05  
R3065 changed to 0



Share ROM












R1.2 2012/10/29  
pin 46~48 has been connected together.

R1.2 2012/11/08  
cost down 00m11





R1.0 change VP P/N.





R1.1 change value for -R test report



R1.2-26 EMI






PEGATRON Title : LAN.R1.01	
BD-14W RD-Ch-24B RD Dup.1	Engineer: Wing Cheng
Rev 0	Project Name
Rev 1.0	VA70 HW
Rev 1.0	Rev 1.0
Rev 1.0	Rev 1.0



R1.2 2012/10/29  
option changed from /ABCT

Co-Layout



R1.2 2012/11/08  
cost down 0ohm  
R1.2 2012/12/04  
change short pin size

Pegatron Title : RJ45 RJ11		
BGI CSC-HW R&D Dept.5		Engineer: Wing_Cheng
Size	Project Name	Rev
Custom	VA70_HW	1.0
Date: Friday, January 18, 2013	Sheet	34 of 90

R1.2 2012/10/29  
All components options changed from /non\_FDI

R1.2 2012/12/06  
remove U3501 for GDDR5

<Variant Name>

<b>PEGATRON</b> Title: <b>TOP 16 VISA</b>		
BSI-CSC-HW FRO Digt.5		Engineer: <b>Wing_Cheng</b>
Size	Project Name	Rev
Custom	<b>VA70 HW</b>	1.0
Date: 2012 January 11, 2013		Sheet 35 of 36

Initial Code EEPROM

# LVDS

CH A




CH B






# LVDS/eDP control signal

LVDS/eDP共用pin

LVDS/eDP共用pin




# eDP




R1.2 2012/10/29  
 option changed from /non\_FDI  
 R1.2 2012/12/06  
 remove C3727~C3730 for GDDR5

CPU HPD low active 4 EDP\_HPD



# HPD




R1.2 2012/11/15 Changing to 30pins+10pins

R1.2 2012/11/19 Pin mapping changed


R1.2 2012/11/29 P/N changed to 32V37G8SM011  
 R1.2 2012/11/29 option changed from N/A  
 R1.2 2012/12/06 remove CON3704 for GDDR5


R1.2 2012/11/26 prevent +EDP\_VCC voltage drop  
 R1.2 2012/11/28 SCL\_SDA changed to +EDP\_VCC  
 R1.2 2012/11/30 CON3704 pin8 chaged to NC



R1.2 2012/11/20 P/N changed


# USB Camera






R1.2 2012/10/29  
option changed from /non\_FDI  
R1.2 2012/12/06  
remove R3837, R3838 for GDDR5



R1.2 2012/10/29  
option changed from /FDI  
R1.2 2012/12/19  
option changed from /non\_RETINA



R1.2 2012/10/29  
option changed from /non\_FDI\_@  
R1.2 2012/12/06  
remove R3825, R3826, R3835, R3836 for GDDR5




R1.2 2012/10/29  
option changed from /non\_FDI\_@  
R1.2 2012/12/06  
remove R3825, R2826, R3835, R3836 for GDDR5




RSET Requirements: DACA\_RSET= 124Ω, 1%, stuffed by default.

Figure 71. GPU-DAC Connections

The IC filter circuit (NV DSC only)  
 DDC:L=27nH, C=12PF  
 HSYNC/VSYNC:L=27nH, C=47PF  
 RGB:L=100nH, C=10PF



Close to connector and do T routing



R3910, R3911, R3912, R3913, R3914, R3915, R3916, R3917  
 Intel design guide : 680ohm /UMA  
 NV reference schematics : 499ohm /DGPUO


R1.2 2012/12/03  
 L3901~L3904 are changed to 90ohm for layout to change footprint  
 0ohm are removed cause they can't co-layer with new footprint

R1.2 2012/12/04  
 L3903, L3902 pin mapping changed  
 Add RN3901~RN3904 for layout


R1.2 2012/12/11  
 changed to 450ohm

R1.3 2013/1/15  
 changed to 670ohm



R1.3 2013/1/16  
 L3901~L3904 are swapped



EMI solution




HDMI\_SCL & HDMI\_SDA : no via , trace length should be as short as possible




EMI solution


RN3905, RN3906  
 Intel design guide: 2.2K ohm /UMA  
 NV reference schematics: 4.7K ohm /DGPUO






R1.0 0106  
 HDMI HPD Cost Reduced Level Shifter Design Recommendation



# From System's PCIE interface



R1.2 2012/11/08  
cost down 0ohm



**Remove Serial Flash**  
 Reserve for BIOS boot function


When EECS switch to be D3-Delink sideband signal, Serial Flash function is disabled.

Pin Name	Description
SP1	SD_D7/XD_RDY
SP2	SD_D6/XD_RE#
SP3	SD_D5/XD_CE#
SP4	SD_D4/XD_WE#
SP5	MS_BS/XD_CLE
SP6	MS_D5/XD_ALE
SP7	MS_D1/XD_WP#
SP8	MS_D4/XD_D0
SP9	MS_D0/XD_D1
SP10	MS_D2/XD_D2
SP11	MS_D6/XD_D3
SP12	MS_D3/XD_D4
SP13	MS_D7/XD_D5
SP14	MS_CLK/XD_D6
SP15	SD_WP/XD_D7




SP1	SD D7	XD RDY
SP2	SD D6	XD RE#
SP3	SD D5	XD CE#
SP4	SD D4	XD WE#
SP5		MS_BS XD_CLE
SP6		MS_D5 XD_ALE
SP7		MS_D1 XD_WP#
SP8		MS_D4 XD_D0
SP9		MS_D0 XD_D1
SP10		MS_D2 XD_D2
SP11		MS_D6 XD_D3
SP12		MS_D3 XD_D4
SP13		MS_D7 XD_D5
SP14		MS_CLK XD_D6
SP15	SD WP	XD_D7

Share Pin









-5V5 38.39,42,49,60,63,66,69,87,91  
-5V5 16,17,20,21,22,23,25,26,27,28,30,33,37,38,39,45,47,48,49,53,55,63,65,66,91,92




**HeadPhone Out**


EXT MIC Vref.  
EXT MIC Vref.  
COMBO MIC Vref.  
INT MIC Vref.



AMP De-Pop Control circuit



<b>PEGATRON</b> Title :AUDIO ALC269		Rev
BU1-RD Div.1-HW RD Dept.1		1.0
Size	Project Name	Rev
B	<b>VA70_HW</b>	1.0
Date: Friday, January 18, 2013	Sheet	42 of 96



<b>PEGATRON</b>		Title : <b>TPM CONN</b>	
BG1-HW RD Div.2-NB RD Dept.5		Engineer: <b>Wing_Cheng</b>	
Size B	Project Name <b>VA70_HW</b>	Rev 1.0	
Date: Friday, January 18, 2013		Sheet 43 of 96	

5

4

3

2

1

D

D

C

C

B

B

A

A

Del Entry audio circuit

SR-8  
0121-11

<b>PEGATRON</b>		Title : <b>CODEC-ALC269</b>	
ASUSTeK COMPUTER INC. NB1		Engineer: <b>Wing_Cheng</b>	
Size Custom	Project Name <b>VA70_HW</b>	Date: <b>Friday, January 18, 2013</b>	Rev 1.0
		Sheet	44 of 96

5

4

3

2


1

Del Entry audio circuit

SR-8  
0121-11


<b>PEGATRON</b>		Title : <b>AUDIO ALC269</b>	
BU1-RD Div.1-HW RD Dept.1		Engineer: <b>Wing_Cheng</b>	
Size Custom	Project Name <b>VA70_HW</b>	Date: <b>Friday, January 18, 2013</b>	Rev 1.0
Date: <b>Friday, January 18, 2013</b>		Sheet	45 of 96

# Thermal Policy





<b>PEGATRON</b>		<b>Title : RST_Reset Circuit</b>	
BG1-HW RD Div.2-NB RD Dept.5		Engineer: <b>Wing_Cheng</b>	
Size B	Project Name <b>VA70_HW</b>		Rev 1.0
Date: Friday, January 25, 2013		Sheet 47 of 96	

# Touch Pad Button




要照SB5接ELAN\_ALERT#，還是照JM50接EXT\_SCI#


# Keyboard



### U5001 Close to CPU




### Plam Rest Thermal Sensor



R1.2-10

### FAN





5

4

3

2

1

D

D

C

C

B

B

A

A

<b>PEGATRON</b>		Title : <b>Realtek_RT55138</b>	
BG1-HW RD Dw:2-NB RD Dept:5		Engineer: <b>Wing_Cheng</b>	
Size	Project Name	Rev	
C	<b>VA70_HW</b>	1.0	
Date: <b>Friday, January 18, 2013</b>		Sheet	50 of 95

5

4

3

2

1

5

4

3

2

1

D

D

C

C

B

B

A

A



<b>PEGATRON</b>		Title : <b>USB3.0 uPD720200</b>	
BG11HW1		Engineer: <b>Wing_Cheng</b>	
Size	Project Name	Rev	
C	<b>VA70_HW</b>	1.0	
Date: <b>Friday, January 18, 2013</b>		Sheet	51 of 95






<b>PEGATRON</b>		Title : <b>PCIE NEW CARD</b>	
BU1-RD Div.1-HW RD Dept.1		Engineer: <b>Wing_Cheng</b>	
Size	Project Name		Rev
Custom	<b>VA70_HW</b>		1.0
Date: <b>Friday, January 18, 2013</b>		Sheet	52 of 96

# PCIe/mSATA

Select PCIe or mSATA IF select mSATA (only +3VAUX)



Follow SanDisk SSD U100 spec.  
**23 TXP**  
**25 TXN**  
**31 RXN**  
**33 RXP**














**PEGATRON** Title : **MINICARD (WUSB /UPCONVERT)**

BU1-RD Div.1-HW RD Dept.1 Engineer: **Wing\_Cheng**

Size	Project Name	Rev
Custom	<b>VA70_HW</b>	1.0






<b>PEGATRON</b> Title : <b>TP_M</b>		
BG1-HW RD Div.2-NB RD Dept.5		Engineer: <b>Wing_Cheng</b>
Size	Project Name	Rev
B	<b>VA70_HW</b>	1.0
Date: <b>Friday, January 18, 2013</b>	Sheet	56 of 96


Screw G x 2

Fix Hole H x 1



Fix Hole I x 1



POWER Button LED




R1.1 reverse PWR\_CON01 and change pin 1~4 pin define 1024






R1.2 2012/11/28 cost down







D\_GND\_IO Moat  
A\_GND\_IO






Screw L x 2



Fix Hole F x 1




Fix Hole E x 1




# HDD 1

9.5mm





# HDD 2

12.5mm










## ZERO POWER ODD SUPPORT support Hokey turn off ODD power




# ODD



# MB USB



# IO Board



5

4

3

2

1

D

D

C

C

B

B

A

A

<b>PEGATRON</b>		Title : Camera/ BT/ FL CONN	
BU1-RD Div.1-HW RD Dept.1		Engineer: <i>Wing_Cheng</i>	
Size	Project Name	Rev	
Custom	<b>VA70_HW</b>	1.0	
Date: Friday, January 18, 2013		Sheet 62 of 96	

5


4

3


2

1

# DC IN




# Battery Connector



# Discharge Circuit

Frank 0505 Follow EVEREST




# VGA Discharge Circuit

R1.2 2013/01/13 changed to 124ohm from 330ohm

R1.2 2013/01/02 changed to 124ohm from 330ohm


R1.2 2012/12/10 changed to +1.35VS\_VGA  
R1.2 2013/01/02 changed to 124ohm from 330ohm




Unmount +VGA\_Vcore discharg



# PWR BRD/ AMBIENT/ HALL CONN.



R1.2 2012/11/28  
D6501 pin2 is connected




R1.2-28

change Power LED CON6503 circuit

R1.0 remove VG70 POWER connector CON6503 0719

# DEBUG CARD CONN.




Debug port power is changed to +3VS

Frank  
0425\_modify Debug port  
(add EXT\_SMI#\_C and INT\_SERIRQ\_C)


CR R1.0 change part for EOL. Joyoung0803  
PS. Pin define is reverse.

<b>PEGATRON</b>		Title : MDC/PWR SW Debug	
BU1-RD Div.1-HW RD Dept.1		Engineer: Wing_Cheng	
Size	Project Name		Rev
Custom	<b>VA70_HW</b>		1.0
Date: Friday, January 18, 2013	Sheet	65	of 96


**Power LED**




**Charger LED**




**WLAN LED**




**HDD LED**




**CPU Screw B x 4**



**Screw A x 4 (PTH)**




**Screw hole R x 1**




**Screw hole T x 1**




**Screw hole S x 2**




**Screw hole Q x 6**




**WLAN NUT**




**GPU Screw P x 2**




**Screw A x 2 (NPTH)**




**Fix hole D x 1**



**Fix hole N x 1**




**PCH Local Side Symbol**








<b>PEGATRON</b>		Title : <b>TPM</b>	
Pegatron Corp.		Engineer: <b>Wing_Cheng</b>	
Size	Project Name		Rev
B	<b>VA70_HW</b>		1.0
Date: <b>Friday, January 18, 2013</b>		Sheet	67 of 96



<b>PEGATRON</b>			<b>Title : Finger Printer</b>
Pegatron Corp.		Engineer: <i>Wing Cheng</i>	
Size	Project Name	Rev	
A	<b>VA70_HW</b>	1.0	
Date: <i>Friday, January 18, 2013</i>		Sheet	68 of 96






<b>PEGATRON</b>		Title : <b>G-Sensor TSH35TR</b>	
BU1-RD Div.1-HW RD Dept.1		Engineer: <b>Wing Cheng</b>	
Size	Project Name	Rev	
A		1.0	
Date: <b>Friday, January 18, 2013</b>		Sheet	<b>69</b> of <b>96</b>

3 PEG\_TXP[15:0]  
 3 PEG\_TXN[15:0]  
 3 PEG\_RXP[15:0]  
 3 PEG\_RXN[15:0]

+1.05VS\_VGA  
 +3VS\_VGA

**GPU BOM Optional Definition**

@ => Unmount.  
 /DGPU => Optimus SKU.  
 /EGL => When N14E-GL is mounted, we need to mount this optional.  
 /PGV => When N14P-GV is mounted, we need to mount this optional.  
 /EGL\_PGV => When N14E-GL or N14P-GV are mounted, we need to mount this optional.




76.77 FBAD[0..63] 78.79 FBBD[0..63]  
 76.77 FBA\_DB[0..7] 78.79 FBB\_DB[0..7]  
 76.77 FBA\_EDC[0..7] 78.79 FBB\_EDC[0..7]  
 76.77 FBA\_CMD[0..31] 78.79 FBB\_CMD[0..31]

+1.05VS\_VGA ○  
 +1.35VS\_VGA ○  
 +3VS\_VGA ○

U7001B  
 219 FBA  
 BOT SIDE

- FBA D0
- FBA D1
- FBA D2
- FBA D3
- FBA D4
- FBA D5
- FBA D6
- FBA D7
- FBA D8
- FBA D9
- FBA D10
- FBA D11
- FBA D12
- FBA D13
- FBA D14
- FBA D15
- FBA D16
- FBA D17
- FBA D18
- FBA D19
- FBA D20
- FBA D21
- FBA D22
- FBA D23
- FBA D24
- FBA D25
- FBA D26
- FBA D27
- FBA D28
- FBA D29
- FBA D30
- FBA D31
- FBA D32
- FBA D33
- FBA D34
- FBA D35
- FBA D36
- FBA D37
- FBA D38
- FBA D39
- FBA D40
- FBA D41
- FBA D42
- FBA D43
- FBA D44
- FBA D45
- FBA D46
- FBA D47
- FBA D48
- FBA D49
- FBA D50
- FBA D51
- FBA D52
- FBA D53
- FBA D54
- FBA D55
- FBA D56
- FBA D57
- FBA D58
- FBA D59
- FBA D60
- FBA D61
- FBA D62
- FBA D63








FB_DLL_AVDD		
EGL	1.05V	50mA
PGV		35mA

20121212(E1i)  
 FB\_DLL\_AVDD table follow NV  
 SPEC DG\_02624\_001\_V04  
 Page121

GDDR5 CMD Mapping Table

<0..31>	<32..63>	MEMORY
12	28	RAS*
15	31	CAS*
5	21	WE*
0	16	CS*
8	24	ABT*
10	26	A0_A10
11	27	A1_A9
2	18	A2_BA0
1	17	A3_BA3
3	19	A4_BA2
4	20	A5_BA1
7	23	A6_A11
6	22	A7_A8
9	25	A12_RFU
14	30	CKE*
13	29	RESET*



FBx_PLL_AVDD		
EGL	3.3V	120mA
PGV	1.05V	62mA





20121214(E1i)  
 R7129 change to bead type  
 30ohm(ESR=0.01ohm) follow  
 NV FAE recommend

Place Close to BALL

Place Close to BGA

U7001C  
 319 FBB

- FBB D0
- FBB D1
- FBB D2
- FBB D3
- FBB D4
- FBB D5
- FBB D6
- FBB D7
- FBB D8
- FBB D9
- FBB D10
- FBB D11
- FBB D12
- FBB D13
- FBB D14
- FBB D15
- FBB D16
- FBB D17
- FBB D18
- FBB D19
- FBB D20
- FBB D21
- FBB D22
- FBB D23
- FBB D24
- FBB D25
- FBB D26
- FBB D27
- FBB D28
- FBB D29
- FBB D30
- FBB D31
- FBB D32
- FBB D33
- FBB D34
- FBB D35
- FBB D36
- FBB D37
- FBB D38
- FBB D39
- FBB D40
- FBB D41
- FBB D42
- FBB D43
- FBB D44
- FBB D45
- FBB D46
- FBB D47
- FBB D48
- FBB D49
- FBB D50
- FBB D51
- FBB D52
- FBB D53
- FBB D54
- FBB D55
- FBB D56
- FBB D57
- FBB D58
- FBB D59
- FBB D60
- FBB D61
- FBB D62
- FBB D63



FBBx_PLL_AVDD		
EGL	3.3V	120mA
PGV	1.05V	62mA

20121214(E1i)  
 R7129 change to bead type  
 30ohm(ESR=0.01ohm) follow  
 NV FAE recommend



Place Close to BALL

# VGA


+1.05VS\_VGA 63.70,71,91  
 +3VS\_VGA 63.70,71,74,75,87,91

20121214(Eli)  
 Modify RN7201 optional from 0 to /DGPU and remove R7201  
 follow NV FAE recommend

20120731(Eli)  
 follow NV SPEC DG\_06246\_001\_V03 page171  
 DAC didn't use  
 1.DACA\_VDD floating  
 2.DAC I/O Pins floating




# X'TAL




STUFF Pds on XTALSSIN and XTALOUTBUFF WHEN EXT\_SS IS NOT USED

### LVDS



20121214(E1i)  
Remove R7303, R7304, R7305, R7306, R7308, R7309, R7310, R7312, RN7301, RN7302 follow NV FAE recommend


### DVI




+3VS\_VGA +3VS\_VGA 63,70,71,72,74,75,87,91

20121221(E1i)  
Remove T7301, T7302, T7303, T7304 follow NV FAE recommend

### HDMI



### eDP







#### IFPX channel

	N14E-GL Standard Mode	N14P-GV Combined Mode
IFPA	LVDS	LVDS (DP/DVI)
IFPB	LVDS	LVDS (DP/DVI)
IFPC	DP/HDMI	DP/HDMI
IFPD	DP/eDP	DP/eDP
IFPE	DP/DVI	X
IFPF	DP/DVI	X

#### GPIO Definition

	NV SPEC Standard mode DG_06246_001_V03	VA70_HW
GPIO14	IFPAB_HPD (LVDS)	NC
GPIO15	IFPC_HPD (HDMI)	NC
GPIO17	IFPD_HPD (eDP)	NC
GPIO18	IFPE_HPD (DVI)	NC
GPIO19	IFPF_HPD (DVI)	NC



+3VS\_VGA 63.70,71,72,75,87,91

**GPU DEVICE ID**

N14E-GL	N14P-GV
0x11E3	0x1294

**VRAM CFG--ROM\_SI**

	64Mx32
HYNIX	0x6

N14E-GL/P-GV Strap Resistance Mapping to Hex Values		
Resistor Values	Pull-up to VDD33	Pull-down to GND
4.99K	1000	0000
10.0K	1001	0001
15.0K	1010	0010
20.0K	1011	0011
24.9K	1100	0100
30.1K	1101	0101
34.8K	1110	0110
45.3K	1111	0111

N14E-GL/P-GV Multi-Level Mode Strapping				
Resistor Values	Bit3	Bit2	Bit1	Bit0
STRAP0	USER[3]	USER[2]	USER[1]	USER[0]
STRAP1	3GIO_PADCFG[3]	3GIO_PADCFG[2]	3GIO_PADCFG[1]	3GIO_PADCFG[0]
STRAP2	PCI_DEVID[3]	PCI_DEVID[2]	PCI_DEVID[1]	PCI_DEVID[0]
STRAP3	SOR3_EXPOSED	SOR2_EXPOSED	SOR1_EXPOSED	SOR0_EXPOSED
STRAP4	RESERVED	PCI_E_SPEED_CHANGE_GEN3	PCI_E_MAX_SPEED	DP_PLL_VDD33V
ROM_SCLK	PCI_DEVICE[4]	SUB_VENDOR	PCI_DEVID[5]	PEX_PLL_EN_TERM
ROM_SI	RAM_CFG[3]	RAM_CFG[2]	RAM_CFG[1]	RAM_CFG[0]
ROM_SO	FB[1]	FB[0]	SHB_ALT_ADDR	VGA_DEVICE

SUB_VRNDOR	
N14E-GL	N14P-GV
1	0


BIOS ROM is present No Video BIOS ROM

B build	N14E-GL	N14P-GV
DEVICE ID	0x11E3	0x1294
STRAP0	45K PU	45K PU
STRAP1	5K PD	45K PD
STRAP2	20K PD	25K PD
STRAP3	5K PD	5K PD
STRAP4	45K PD	45K PD
ROM_SCLK	35K PD	5K PU
ROM_SI	35K PD	35K PD
ROM_SO	5K PU	5K PU

GPIO Definition		
	NV SPEC Standard mode DG_06246_001_V03	VA70_HW
GPIO0	FB_CLAMP_MON	FB_CLAMP_MON
GPIO1	MEM_VDD_CTL	NC
GPIO2	LCD_BL_PWM	NC
GPIO3	LCD_VCC	NC
GPIO4	LCD_BLEN	NC
GPIO5	Reserved	Reserved
GPIO6	FB_CLAMP_TGL_REQ	FB_CLAMP_TGL_REQ#
GPIO7	3Dvision	NC
GPIO8	OVERT	VGA_OVERTEMP#
GPIO9	ALERT	VGA_THERM_ALERT#
GPIO10	MEM_VREF_CTL	MEM_VREF_CTL
GPIO11	PWM_VID	VGA_VID
GPIO12	PWR_LEVEL	AC_BATT#
GPIO13	PSI	VGA_PSI#
GPIO16	FRM_LCK	NC
GPIO20	Reserved	NC
GPIO21	Reserved	NC



+3VS\_VGA ○ ○ ○ +3VS\_VGA 63.70,71,72,74,87,91  
 +1.35VS\_VGA ○ ○ ○ +1.35VS\_VGA 63,71,76,77,78,79,84  
 +VGA\_VCORE ○ ○ ○ +VGA\_VCORE 63,87





XVDD	
EGL	floating
PGV	NC

1019 XVDD	
XVDD_1	U1
XVDD_2	U2
XVDD_3	U3
XVDD_4	U4
XVDD_5	U5
XVDD_6	U6
XVDD_7	U7
XVDD_8	U8
XVDD_9	V1
XVDD_10	V2
XVDD_11	V3
XVDD_12	V4
XVDD_13	V5
XVDD_14	V6
XVDD_15	V7
XVDD_16	V8
XVDD_17	W2
XVDD_18	W3
XVDD_19	W4
XVDD_20	W5
XVDD_21	W6
XVDD_22	W8
XVDD_23	V1
XVDD_24	V2
XVDD_25	V3
XVDD_26	V4
XVDD_27	V5
XVDD_28	V6
XVDD_29	V7
XVDD_30	V8
XVDD_31	AA1
XVDD_32	AA2
XVDD_33	AA3
XVDD_34	AA4
XVDD_35	AA5
XVDD_36	AA6
XVDD_37	AA7
XVDD_38	AA8

Check with NV  
 F1 FB\_VDDQ\_SENSE T7508 1  
 F2 FB\_GND\_SENSE T7509 1

CALIBRATION PIN		
FB_CALK_PD_VDDQ	40	40.2
FB_CALK_PU_GND	42.2	40.2
FB_CALK_TERM_GND	91.1	90.4

# FBA-Lower Half



# FBA-Upper Half

71.76 FBA[0..63]  
71.76 FBA\_CMD[0..31]  
71.76 FBA\_DB[0..7]  
71.76 FBA\_EDC[0..7]





## Byte 4

U7701A

## Byte 6

U7701B







## Byte 7



U7702A


## Byte 5

U7702B











# +5VO & +3VO POWER SUPPLY



Support ACOC => AOAC @ 上件 nonAOAC @ 不上件  
 nonsupport AOAC => nonAOAC @ 上件 AOAC @ 不上件




Variant Name: \_\_\_\_\_

<b>PEGATRON</b> Title : <b>POWER_SYSTEM</b>	
Engineer: <b>Alex</b>	
Size	Project Name
Custom	<b>VP70HW</b>
Date	Rev
Friday, January 18, 2013	1.1


# +1.05VS POWER SUPPLY

8/7 +1.05VO enable from Susb change to Vsus\_on;  
 +1.05VUSU&PGD is for intel XDP/debug





# DDR & VTT POWER SUPPLY



EN/DEM	Function
VDD	Diode-emulation
GND	CCM


<Variant Name>

**PEGATRON** Title : **POWER\_DDR & VTT**  
 Engineer: **Alex**

Size	Project Name	Rev
Custom	<b>VP70HW</b>	1.1


Date: Friday, January 18, 2013 Sheet 83 of 94

# +1.35V POWER SUPPLY



# VGA\_CORE POWER SUPPLY

	one phase	two phase
R8723	39K	20K
R8721	30K	20K
R8716	3K	2K
R8713	27K	18K
C8703	>1.8nF	2.7nF
Vmin	0.65V	0.6V
Vmax	1.15V	1.2V
Vboot	0.9V	0.9V
optional naming	/N14M-GL	/N14P-GV2






VGA_PSI#	VO_action
~ 0.8V	1 Phase DEM
1.2 ~ 1.8V	1 Phase FCCM
2.4V ~	2 Phase FCCM

EDP=50A  
OCP=60A  
TDC=35A



# BATTERY CHARGER

Adapter 120W=6.32A  
 Adapter 90W=4.74A  
 Adapter 65W=3.42A



### ADAPTER IN DETECT

### BATTERY IN DETECT




<Variant Name>


**PEGATRON** Title : **POWER\_DETECT**  
Engineer: **Alex**

Size	Project Name	Rev
Custom	<b>VP70HW</b>	1.1
Date: <b>Friday, January 18, 2013</b>	Sheet <b>90</b> of <b>99</b>	


### SUSB#\_PWR POWER




### SUSC#\_PWR POWER




### VSUS\_ON POWER



### DSC#\_PWR POWER(dGPU)



### DSC\_VGA\_PWR POWER Control



<Variant Name>



**PEGATRON** Title : POWER\_LOAD SWITCH

Engineer: Alex

Size	Project Name	Rev
Custom	VP70HW	1.1

Date: Friday, January 18, 2013 8:28:01 AM

# POWER GOOD DETECTOR




<Variant Name>

**PEGATRON** Title : **POWER\_PROTECT**  
 Engineer: **Alex**

Size Custom	Project Name <b>VP70HW</b>	Rev 1.1
Date: Friday, January 18, 2013		Sheet 92 of 94



## FOR POWER TEST



<Variant Name>

<b>PEGATRON</b>		Title : <b>POWER_SIGNAL</b>	
		Engineer: <b>Alex</b>	
Size	Project Name	Rev	
Custom	<b>VP70HW</b>	1.1	
Date: <b>Friday, January 18, 2013</b>	Sheet	93	of 94



[www.s-manuals.com](http://www.s-manuals.com)